

ARTESYN DS450DC-3 SERIES

450 Watts Distributed Power System

## **PRODUCT DESCRIPTION**

Advanced Energy's Artesyn DS450DC series bulk front end power supplies are the DC-input versions of their DS450 AC-input counterparts. Mechanically identical to the AC versions, these products allow system operation from a Telco style 48Vdc input. Rated at 450 watts, the DS450DC power supplies generate a main DC output of 12Vdc and a 3.3Vdc for powering standby circuitry. Standard features include active current sharing, internal ORing FETs and an EEPROM for storing service data to facilitate efficient field replacement. An I<sup>2</sup>C communication interface is provided for the FRU EEPROM data.

### AT A GLANCE

### **Total Power**

450 Watts

### Input Voltage

36 to 75 Vdc

## #of Outputs

Single Main



- 1U x 2U form factor
- No minimum load required
- Internal ORing FETs
- Active power factor correction
- 8.4W/in<sup>3</sup> (DS450)
- Internal fan speed control
- Inrush current control
- Full digital control
- N+1 redundant
- Hot plug operation
- Active current sharing
- Built-in cooling fan (40mm x 28mm)
- I<sup>2</sup>C communication interface bus
- EEPROM for FRU data
- Amber LED status, Fan\_Fail
- Green LED status, Power Good / DC\_OK Status (VIN\_GOOD)
- Fan fail tach output signal
- One year warranty

## SAFETY

- UL/cUL62368 (UL Recognized)
- NEMKO + CB Report EN62368
- EN62368
- CE Mark
- China CCC
- UKCA Mark

## **TYPICAL APPLICATIONS**

Industrial



## **DS450DC Series**

# MODEL NUMBERS

Standard	Output Voltage	Minimum Load	Maximum Load	Stand-By Supply	Air Flow Direction
DS450DC-3	12.0Vdc	0A	37.0A	3.3V @ 3.0A	Normal (DC Connector to Handle)
DS450DC-3-002	12.0Vdc	0A	37.0A	3.3V @ 3.0A	Reversed (Handle to DC Connector)
DS450DC-3-401	12.0Vdc	0A	37.0A	3.3V @ 3.0A	Normal (DC Connector to Handle)

#### Options

None



### **Absolute Maximum Ratings**

Stress in excess of those listed in the "Absolute Maximum Ratings" may cause permanent damage to the power supply. These are stress ratings only and functional operation of the unit is not implied at these or any other conditions above those given in the operational sections of this TRN. Exposure to any absolute maximum rated condition for extended periods may adversely affect the power supply's reliability.

Table 1. Absolute Maximum Ratings								
Parameter	Models	Symbol	Min	Тур	Max	Unit		
Input Voltage DC continuous operation	All models	V <sub>IN,DC</sub>	36	-	75	Vdc		
Maximum Output Power (Main + Stand-by)	All models	P <sub>O,max</sub>	-	-	450	W		
Isolation Voltage Input to outputs Input to safety ground Outputs to safety ground	All models All models All models		- - -	- - -	2200 2200 N/A	Vdc Vdc Vdc		
Ambient Operating Temperature	All models	T <sub>A</sub>	-10	-	50	°C		
Storage Temperature	All models	T <sub>STG</sub>	-40	-	70	°C		
Humidity (non-condensing) Operating Non-operating	All models All models		20	-	90 95	%		
Altitude Operating Non-operating	All models All models		-	-	10000 35000	Feet Feet		



## **Input Specifications**

Table 2. Input Specifications						
Parameter	Condition	Symbol	Min	Тур	Max	Unit
Operating Input Voltage, DC	All	V <sub>DC</sub>	36	48	75	Vdc
Maximum Input Current $(I_0 = I_{0,max}, I_{SB} = I_{SB,Max})$	V <sub>IN,DC</sub> = 40V <sub>DC</sub>	l <sub>IN,max</sub>	-	-	16	А
Standby Input Current $(V_0 \text{ Off, } I_{SB} = 0 \text{ A})$	V <sub>IN,DC</sub> = 36V <sub>DC</sub> V <sub>IN,DC</sub> = 75V <sub>DC</sub>	<sub>IN,standby</sub>		-	600 300	mA
No Load Input Current $(V_0 \text{ On, } I_0 = 0\text{ A}, I_{SB} = 0\text{ A})$	V <sub>IN,DC</sub> = 36V <sub>DC</sub> V <sub>IN,DC</sub> = 75V <sub>DC</sub>	I <sub>IN,no_load</sub>		-	400 200	mA
Standby Input Power ( $V_0$ Off, $I_{SB}$ = 0A)	All Modules	$W_{\rm IN, standby}$	-	-	20	W
Startup Surge Current (Inrush) @ 25°C	$V_{IN,DC} = 75V_{DC}$		-	-	21	А
Input Fuse	Internal, Blade, 19x20mm, 25A, 80V		-	-	25	А
Isolation - Input to Output			-	2200	-	Vdc
Isolation - Input to Chassis			-	2200	-	Vdc
DCDC Switching Frequency	All Modules	f <sub>SW,DC-DC</sub>	125	-	145	KHz
Operating Efficiency @ 25°C	$I_{O} = I_{O,max}$ $V_{IN,DC} = 36V_{DC}$ $V_{IN,DC} = 75V_{DC}$	η	78 84	-	-	%
System Stability Phase Margin Gain Margin			45 10	-	-	Ø dB



## **Output Specifications**

Table 3. Output Specifications							
Parameter		Condition	Symbol	Min	Тур	Max	Unit
	All models	Inclusive of set-point,	Vo	11.4	12.0	12.6	V
Output Regulation	DS450DC-3 DS450DC-3-002 DS450DC-3-401	temperature change, warm-up drift and dynamic load	$V_{SB}$	3.13	3.30	3.47	V
	All models	Measure with a $0.1 \mu F$	Vo	-	-	120	$\mathrm{mV}_{\mathrm{PK-PK}}$
Output Ripple, pk-pk	DS450DC-3 DS450DC-3-002 DS450DC-3-401	ceramic capacitor in parallel with a 10μF tantalum capacitor, 0 to 20MHz bandwidth	$V_{SB}$	-	-	60	mV <sub>PK-PK</sub>
	All models	All	Ι <sub>ο</sub>	0	-	37.0	А
Output Current	DS450DC-3 DS450DC-3-002 DS450DC-3-401		I <sub>SB</sub>	0	-	3.0	A
V <sub>o</sub> Current Share Accuracy		50% to 100% l <sub>o</sub> 10% to 20% l <sub>o</sub>		-	- -	10 20	%I <sub>0</sub>
Minimum Current Sharing Loading				10	-	-	%I <sub>O,max</sub>
Main Output Load Capacitance		Start up	Co	0	-	100	uF/A
Main Output Dynamic Re	esponse Peak Deviation Settling Time	25% load change Slew rate = 1A/us	±%V <sub>O</sub> T <sub>s</sub>	-	-	3 5	% mSec



## System Timing Specifications

Table 4. S	Table 4. System Timing Specifications							
Label	Parameter	Min	Тур	Max	Unit			
T1	Delay from DC being applied to $\mathrm{V}_{\mathrm{O}}$ being within regulation lower limit.	-	-	3000	mSec			
T2	Delay from $V_{\text{SB}}$ being within regulation upper limit to $V_{\text{O}}$ being within lower regulation limit.	5	-	-	mSec			
T3	$V_{\rm O}$ rise time, 0V to $V_{\rm O}$ in regulation.	3	-	300	mSec			
T4	Delay from $\rm V_{\rm O}$ output voltages within regulation limits to POK asserted high.	100	-	500	mSec			
T5	Delay from loss of DC to de-assertion of POK.	1	-	-	mSec			
T6	Delay from de-assertion of POK to output voltages within upper regulation limits.	0.1	-	10	mSec			
T7	Delay from $\rm V_O$ out of regulation to $\rm V_{SB}$ output voltages within regulation limits.	5	-	-	mSec			
Т8	Delay from PS_ON active to $\rm V_{O}$ output voltages within lower regulation limits.	-	-	300	mSec			
Т9	Delay from PS_ON deactive to POK de-asserted low.	-	-	50	mSec			



## System Timing Diagram





### **DS450DC-3 Performance Curves**





Advanced Energy













### **Protection Function Specifications**

#### Input Fuse

DS450DC-3 series power supply is equipped with an internal primary fuse shall be provided to protect against catastrophic failures. The FKS-80 is an ATO style blade fuse rated at 80V/25A for fault protection in series input lines.

### Over Voltage / Under Voltage Protection (OVP / UVP)

The power supply latches off during output overvoltage with the DC line recycled to reset the latch.

OVP

Parameter	Min	Nom	Max	Unit
V <sub>O</sub> Output Overvoltage	13.5	/	15.0	V
3.3V <sub>SB</sub> Output Overvoltage	3.76	/	4.30	V

UVP

Parameter	Min	Nom	Max	Unit
V <sub>O</sub> Output Under-voltage	10.5	/	11.0	V
3.3 $V_{SB}$ Output Under-voltage	2.77	/	3.0	V

#### **Over Current Protection (OCP)**

DS450DC-3 series includes internal current limit circuitry to prevent damage in the event of overload or short circuit. If the overload is >105% of rated load, the power supply will latch off immediately. Overcurrent protection shall be activated within 20mS on all outputs. Fault latches can be cleared and restarted by recycling DC power or toggling PS\_ON. When the +3.3V<sub>SB</sub> is up to 3.2A to 6A, the output may go into "Auto recovery mode."

OCP

Parameter	Input Voltage	Min	Nom	Max	Unit
	36Vdc	39.5	/	44.4	A
v <sub>o</sub> Output Overcurrent	75Vdc	38.5	/	48.4	A
2.21/ Output Overveltage	36Vdc	3.2	/	7	A
3.3 V <sub>SB</sub> Output Overvoitage	75Vdc	3.2	/	7	A



#### Short Circuit Protection (SCP)

A short circuit, which is defined as an impedance of 0.1 ohms or less, applied to any output during start-up or while running will not cause any damage to the power supply such as connectors, components, PCB traces, etc.

When the  $+3.3V_{SB}$  is shorted the output may go into "hiccup mode." When the  $+3.3V_{SB}$  attempts to restart the maximum peak current from the output must be less than 10.0A Peak. The maximum average current, taking into account the "hiccup" duty cycle, must be less than 4.9A.

NOTE: Short circuit current from the output caps cannot be controlled.

#### **Over Temperature Protection (OTP)**

The power supply will incorporate thermal protection to prevent damage or degradation due to overheating.

The power supply will be internally protected against over temperature conditions. When the OT circuit is activated, the power supply will shut off. OTP is auto-recovery. This unit shall incorporate both fan speed control, and fan fail.







## Mechanical Outlines (DS450DC-3)

38,4

78

**MECHANICAL SPECIFICATIONS** 

254,7 (2X)

DS450DC Series

(12)

f

1.6

11

 $3 \pm 0,3$ 

REF RAMP TO FAN

### Mechanical Outlines (DS450DC-3-002)









## Mechanical Outlines (DS450DC-3-401)





## **Connector Definitions**

DC Input Connector (IEC320 C-16)

- Pin 1 +Vin
- Pin 2 Vin
- Pin 3 Earth Ground

Output Connector - Power Blades

PB1 – Main Output Return

PB2 – Main Output Return

PB3 – Main Output Return

PB4 – Main Output  $(V_0)$ 

- PB5 Main Output  $(V_0)$
- PB5 Main Output  $(V_{O})$

Output Connector - Control Signals PS\_KILL A1 \_ A2 \_ +12V\_Current Share A3 Return \_ Α4 Write Protect \_ PS A0 (I<sup>2</sup>C Address BIT 0 Signal) Α5 \_ A6 +3.3VSB \_ Β1 Return +12V RTN Sense Β2 \_ Return B3 \_ +3.3VSB Β4 SDA (I<sup>2</sup>C Data Signal) Β5 -PS\_ON/L Β6 \_ C1 Return \_ C2 Tach\_1 C3 Return \_ C4 +3.3VSB \_ C5 SCL (I<sup>2</sup>C Data Signal) VIN\_GOOD/H C6 \_ D1 -Present/L \_ +12V\_Sense D2 \_ D3 Return \_ +3.3VSB D4 \_ D5 Alert/L (S\_INT) \_

D6 – POK/H (PWROK/H)





View from power supply output connector end

D1	D2	D3	D4	D5	D6						
C1	C2	C3	C4	C5	C6		002	002			DDG
B1	B2	B3	B4	B5	B6	FDI	FDZ	грэ	FD4	грэ	FDU
A1	A2	A3	A4	A5	A6						



## Power / Signal Mating Connectors and Pin Types

Table 5. Mating Connectors for DS450DC-3 Series						
Reference	On Power Supply	Mating Connector or Equivalent				
DC Input Connector (DS450DC-3)	DINKLE DT-4C-B02W-03 Center Spacing: 9.5 mm Screw Size: Steel, M3.5, Nickel plated Distance Between Barriers: (8.2 mm)	Wire Range: #12-22 AWG CU				
DC Input Connector (DS450DC-3-401)	WAGO 721-603/019-042 No. of Pole: 3 Pin Spacing: 5.0 mm / 0.197 in	WAGO 721-103/026-000 or 721-103/037-000				
Output Connector	FCI Power Blade 51721-10002406AA	FCI Power Blade 51741-10002406CC Strait Pins				
Output Connector	Molex Power Connector 87667-7002	FCI Power Blade 51761-10002406AA Right Angle Pins				



### LED Indicator Definitions



Three LED at the power supply front provides status signal. The status LED conditions is shown on the below table.

Conditions	LED Status
$V_{SB}$ = ON, $V_{O}$ = OFF, DC Input = ON	DC_OK Solid Green
$V_{SB} = ON, V_O = ON$	Power Good Solid Green, DC_OK Solid Green
V <sub>o</sub> = OCP / UVP / OVP	Solid Amber
FAN_FAULT / OTP / V <sub>SB</sub> = OCP/UVP	Solid Amber



## Weight

The DS450DC-3 series power supply weight is 2.6lbs maximum.



### **EMC Immunity**

DS450DC-3 series power supply is designed to meet the following EMC immunity specifications.

Table 6. Environmental Specifications						
Document	Description					
FCC Docket No. 20780 Part 15 Subpart J Class A / EN55032, Level A	Conducted and Radiated EMI Limits					
IEC/EN61000-4-2, Edition 1.2, 2001-04	Electromagnetic Compatibility (EMC) - Testing and measurement techniques - Electrostatic discharge immunity test: +/-15KV air, +/-8KV contact discharge. Performance - Criteria B					
IEC/EN61000-4-3, 2002, Amendment 1, 2002-08	Electromagnetic Compatibility (EMC) - Testing and measurement techniques - Radiated, radio-frequency, electromagnetic field immunity test: 80 - 1000 MHz, 10V/m, AM 80% (1KHz), 900MHz, 10V/M, PM 100% (200Hz). Performance - Criteria A.					
IEC/EN61000-4-4, 1995, Amendment 2, 2001-07	Electromagnetic Compatibility (EMC) - Testing and measurement techniques - Electrical fast transient/burst immunity test: 2KV for AC power port. Performance - Criteria B 1KV for DC ports, I/O and signal ports. Performance - Criteria B					
IEC/EN61000-4-5, Edition 1.1, 2001-04	Electromagnetic Compatibility (EMC) - Testing and measurement techniques - Surge test: 2KV common mode and 1KV differential mode for AC ports and 0.5KV differential mode for DC power, I/O and signal ports. Performance - Criteria B					
EN55024:1998	Information Technology Equipment - Immunity Characteristics, Limits and Method of Measurements					



### **Safety Certifications**

The DS450DC-3 series power supply is intended for inclusion in other equipment and the installer must ensure that it is in compliance with all the requirements of the end application. This product is only for inclusion by professional installers within other equipment and must not be operated as a stand alone product.

Table 7. Safety Certifications for DS450DC-3 Series Power Supply				
Document	File #	Description		
UL62368		US and Canada Requirements		
CSA 22.2 No. 62368		Information Technology Equipment - Safety - Part 1: General Requirements (Bi-National standard, with UL62368-1)		
EN62368		European Requirements		
EN62368 Deviations		International Requirements		
CB Certificate and Report	46478	(All CENELEC Countries)		
CE Mark	P08208864	LVD		
CHINA CCC Approval	2008010907302876	China Requirements		
UKCA Mark		UK Requirements		



### **EMI Emissions**

The DS450DC-3 series has been designed to comply with the Class A limits of EMI requirements of EN55032 (FCC Part 15) and CISPR 22 (EN55032) for emissions and relevant sections of EN61000 (IEC61000) for immunity. The unit is enclosed inside a metal box, tested at 450W using resistive load with cooling fan.

#### **Conducted Emissions**

The applicable standard for conducted emissions is EN55032 (FCC Part 15). Conducted noise can appear as both differential mode and common mode noise currents. Differential mode noise is measured between the two input lines, with the major components occurring at the supply fundamental switching frequency and its harmonics. Common mode noise, a contributor to both radiated emissions and input conducted emissions, is measured between the input lines and system ground and can be broadband in nature.



The DS450DC-3 power supplies have internal EMI filters ensure the convertors' conducted EMI levels comply with EN55032 (FCC Part 15) Class A and EN55032 (CISPR 22) Class A limits. The EMI measurements are performed with resistive loads at maximum rated loading.

Sample of EN55032 Conducted EMI Measurement at 48Vdc input

Note: Red Line refers to Artesyn Quasi Peak margin, which is 6dB below the CISPR international limit. Pink Line refers to the Artseyn Average margin, which is 6dB below the CISPR international limit.

Table 8. Conducted EMI Emission Specifications of The DS450DC-3 Series Power Supply						
Parameter	Model	Symbol	Min	Тур	Мах	Unit
FCC Part 15, class A	All	Margin	-	-	6	dB
CISPR 22 (EN55022) class A	All	Margin	-	-	6	dB



#### **Radiated Emissions**

Unlike conducted EMI, radiated EMI performance in a system environment may differ drastically from that in a stand-alone power supply. The shielding effect provided by the system enclosure may bring the EMI level from Class A to Class B. It is thus recommended that radiated EMI be evaluated in a system environment. The applicable standard is EN55032 Class A (FCC Part 15). Testing AC-DC convertors as a stand-alone component to the exact requirements of EN55032 can be difficult, because the standard calls for 1m leads to be attached to the input and outputs and aligned such as to maximize the disturbance. In such a set-up, it is possible to form a perfect dipole antenna that very few AC-DC convertors could pass. However, the standard also states that an attempt should be made to maximize the disturbance consistent with the typical application by varying the configuration of the test sample.



### **Operating Temperature**

The DS450DC-3 series power supplies will start and operate within stated specifications at an ambient temperature from -10<sup>o</sup>C to 50<sup>o</sup>C under all load conditions with internal fan.

#### **Forced Air Cooling**

The fan(s) will be included as part of the power supply assembly and provide forced air-cooling of desired CFM to maintain or control temperature of devices and ambient temperature in the power supply to appropriate levels. The standard direction of airflow shall be from the DC connector end to the DC end of the power supply. It can be reverse the airflow direction.



### Storage and Shipping Temperature / Humidity

The DS450DC-3 series power supply can be stored or shipped at temperatures between  $-40^{\circ}$ C to  $+85^{\circ}$ C and relative humidity up to 95% non-condensing.

### Altitude

The DS450DC-3 series power supply will operate within specifications at altitudes up to 10,000 feet above sea level. The power supply will not be damaged when stored at altitudes of up to 35,000 feet above sea level.

### Humidity

The DS450DC-3 series power supply will operate within specifications when subjected to a relative humidity from 20% to 90% non-condensing. The DS450DC-3 series can be stored in a relative humidity up to 95% non-condensing.

### Vibration

The DS450DC-3 series power supply will pass the following vibration specifications:

Non-Operating Random Vibration

Acceleration	2.5	gRMS	
Frequency Range	10 - 2000	Hz	
Duration	20	Mins	
Direction	3 mutually perpendicular axis		
	FREQ (Hz)	SLOPE (db/oct)	PSD (g²/Hz)
PSD Profile	10 - 200	/	0.01
	200 - 2000	/	0.003

Operating Random Vibration

Acceleration	1.0	gRMS	
Frequency Range	10 - 2000	Hz	
Duration	20	Mins	
Direction	3 mutually perpendicular axis		
PSD Profile	FREQ (Hz)	SLOPE (db/oct)	PSD (g²/Hz)
	10 - 2000	/	0.02



## Shock

The DS450DC-3 series power supply will pass the following vibration specifications:

Non-Operating Half-Sine Shock

Acceleration	30	G
Duration	18	mSec
Pulse	Half-Sine	
Number of Shock	3 shocks in each of 6 faces	

Operating Half-Sine Shock

Acceleration	4	G
Duration	22	mSec
Pulse	Half-Sine	
Number of Shock	3 shocks in each of 6 faces	



### **DC Input Connector**

This connector supplies the DC to the DS450DC-3 power supply.

- Pin1 +Vin
- Pin2 -Vin
- Pin3 Earth Ground

### **Output Connector – Power Blades**

These pins provide the main output for the DS450DC-3 series power supply. The main output ( $V_0$ ) and the main output return pins are the positive and negative rails, respectively, of the  $V_0$  main output of the DS450DC-3 series power supply. The main output ( $V_0$ ) is electrically isolated from the power supply chassis.

- PB1 12V Main Output Return PB2 – 12V Main Output Return PB3 – 12V Main Output Return PB4 – 12V Main Output (V<sub>O</sub>)
- PB5 12V Main Output  $(V_0)$
- PB6 12V Main Output ( $V_0$ )

### **Output Connector – Control Signals**

The DS450DC-3 series power supply contains a 24 pins control signal header analogy control interface, standby power and I<sup>2</sup>C interface signal connections.

#### PS\_KILL - (Pin A1)

The PS\_KILL input is separate from the PS\_ON input and is connected directly and only to the system cover interlocks. The DC 12V output will be disabled only when the input is driven higher than 2.4V, or open circuited. PS\_KILL will cause the PSU to latch off the main 12V output rail. Recycling PS\_ON or recycling the DC supply can clear this latch. There shall be a pull up resistor (10K-Ref) located within the PSU to +3.3VSB or internal housekeeping supply. When hot plugging or hot unplugging the power supply, the PS\_KILL signal shall not cause the power supply to FAULT or LATCH-OFF.

#### +12V\_Current Share - (Pin A2)

The DS450DC-3 supports active current sharing through a single wire force current share shall be employed on the +12V output. When one or more power supplies are connected and operating in parallel and each is delivering 50% or more of its rated output to the load, the power supplies shall current share within 10% accuracy, between 50% - 100% load. When supplying light loads between 10% and 20% of its rated load, the power supplies shall share within 20% accuracy. If any power supply is hot swapped, no glitch shall occur that violates the regulation limits of the power supply defined in this specification. Recommend the use of the ADM1041 IC.

Compute current share voltage using formula below:

IShare bus voltage = (output current \* 8.0V) / 12V full load current.

#### +3.3VSB, StandBy Output Return - (Pins A3, A6, B1, B3, B4, C1, C3, C4, D3, D4)

The DS450DC-3 provides a regulated 3.3 volt 3 amp (or 5.0 volt 2 amp) auxiliary output voltage to power critical circuitry that must remain active regardless of the on/off status of the power supply's main output. The Standby Output (VSB) voltage is available whenever a valid DC input voltage is applied to the unit. The StandBy Output is independently short circuit protected and is referenced to the StandBy Output Return pins (A3, B1, B3, C1, C3, D3).



#### Write Protect - (Pin A4)

The write protect pin allows or denies write access to the whole of the EEPROM memory array. Attempts to write to the EEPROM when the write protection is active will be acknowledged by the EEPROM but ignored.

To protect the EEPROM memory this pin is may be left open or pulled to +3.3VSB by the system and shall have an internal pull-up or 4K7ohms or higher to the shared + 3.3VSB in the power supply.

To allow write to the EEPROM memory the signal has to be pulled low. As physically compatible power supplies exist that connect the same connector pin (A4) to 3.3VSB inside the power supply it is recommended that a 100 ohm 0.25W minimum resistor is used to pull the signal to 0V to allow for these parts to be fitted accidentally.

To accommodate both DS450-3/DS550-3 and DS450DC-3/DS550DC-3, system can be configured as below. In such case, A4 pin can be used to detect PSU type where "Logic High" indicate DS450-3/DS550-3 and "Logic Low" indicate DS450DC-3/DS550DC-З.





 $\cap$ 

100 Ohm, >0.25W

#### PS A0 - (Pin A5)

Please refer to "Communication Bus Descriptions" section.

#### +12V RTN Sense, +12V\_Sense - (Pins B2, D2)

The main output of the DS450DC-3 is equipped with a remote sensing capability that will compensate for a power path drop around the entire loop of 0.2 volt. This feature is implemented by connecting the  $+12V_{\text{Sense}}$  (pin D2) and the  $+12V_{\text{RTN}}$  Sense (pin B2) to the positive and negative rails of the main output, respectively, at a location that is near to the load. The DS450DC-3 will operate appropriately without the sense lines connected; however it is recommended that the sense lines be connected directly to the main output terminals if remote sensing is not required. This remote sense circuit will not raise the power supply's output voltage to the OVP trip level. Main output remote sense has no effect on the standby output (V<sub>SB</sub>).

#### SDA, SCL and S\_INT - (Pins B5, C5, D5)

Please refer to "Communication Bus Descriptions" section.

#### PS\_ON/L - (Pin B6)

This signal input pin controls the normal turning ON and Off of the main output of the DS450DC-3 power supply. The power supply 12VDC output will be enabled when this signal is pulled low, below 0.8V. In the low state the input will not source more than 1mA of current. The 12VDC output will be disabled when the input is driven higher than 2.4V, or open circuited.

PS\_ON is an active LOW signal controlled by the system (via I<sup>2</sup>C bus) and pulled up internal to PSU +3.3VSB rail or internal house keeping supply.

HIGH = Output V1 OFF (disabled) LOW = Output V1 ON (enabled)

#### Tach\_1 - (Pin C2)

This signal is generated from the fan. The signal should generate 2 pulses per revolution. The logic in the system will be operating at 3.3V. The TACH output is open collector and will have an internal pull-up resistor to +3.3VSB or internal housekeeping supply. There must also be a provision for pull up resistor to be taken from either 3.3V / 5V at system side.

#### VIN\_GOOD/H - (Pin C6)

Active high signal asserted when the input voltage rises above the min input voltage specified. This signal is internally pulled up through 4.7K ohms to the 3.3V housekeeping voltage.

The hold up requirement shall be met at -36 VDC input. High = OK, Low = Supply out of range. The output will be an open collector/drain. It will be capable of driving the output below 0.4V with a load of 4mA.

### -Present/L - (Pin D1)

This signal is used to detect the presence of a PSU by the system. The signal is pulled up within the system and connected direct to the PSU Logic GND.

HIGH = PSU not present LOW = PSU present



#### POK/H (PWROK/H) - (Pin D6)

The POK is an output signal driven high, by the power supply to indicate that all outputs are valid. If any of the power supply outputs fails below its regulation limits, this output will be driven low. The output signal is an open drain output internally pulled up in the power supply to internal standby supply (anode side of standby output or'ing circuit) via a diode. It is capable of driving the output below 0.4V with a load of 4mA.





### I<sup>2</sup>C Bus Signals

The DS450DC-3 power supply contains monitor functions implemented via the I<sup>2</sup>C bus. The DS450DC-3 I<sup>2</sup>C functionality (EEPROM for FRU data) can be accessed via the output connector control signals. The communication bus is powered either by the internal 3.3V supply or from an external power source connected to the standby output (ie: accessing an unpowered power supply as long as the standby output of another power supply connected in parallel is on).

If units are connected in parallel or in redundant mode, the standby outputs must be connected together in the system. Otherwise, the I<sup>2</sup>C bus will not work properly when a unit is inserted into the system without the AC source connected.

Note: PMBus<sup>™</sup> functionality can be accessed only when the PSU is powered up. Guaranteed communication I<sup>2</sup>C speed is 100KHz.

#### SDA, SCL (I<sup>2</sup>C Data and Clock Signals) - (Pins B5, C5)

I<sup>2</sup>C serial data and clock bus - these pins are internally pulled up to internal 3.3V supply with a 10Kohm resistor. and located within the PSU, and de-coupled with 100pF and 100ohm maximum series resistor to the system.

#### S\_INT (Alarm) - (Pin D5)

S\_INT is used to send a signal to the system that a fault in the power supply occurred. This signal is normally logic level HIGH. It will go to a LOW logic level when a fault bit has been set in the power supply's status register. To reset the S\_INT signal back to normal (logic HIGH level) - (1) recycle input DC power, (2) toggle PSON signal and (3) issuance of a CLEAR\_FAULTS PMBus<sup>TM</sup> command.

#### PS A0 (I<sup>2</sup>C Address BIT 0) - (Pin A5)

The input pins is the address lines A0 to indicate the slot position the power supply occupies in the power bay and define the power supply addresses for FRU data communication. This allows the system to assign different addresses for each power supply. During I<sup>2</sup>C communication between system and power supplies, the system will be the master and power supplies will be slave.

They are internally pulled up to internal 3.3V supply with a 4.7K resistor.

#### I<sup>2</sup>C Bus Communication Interval

The interval between two consecutive I<sup>2</sup>C communications to the power supply must be at least 50ms to ensure proper monitoring functionality.

#### I<sup>2</sup>C Bus Signal Integrity

The noise on the I<sup>2</sup>C bus (SDA, SCL lines) due to the power supply will be less than 500mV peak-to-peak. This noise measurement should be made with an oscilloscope bandwidth limited to 100MHz. Measurements should be make at the power supply output connector with 3.2Kohm resistors pulled up to standby output and 20pf ceramic capacitors to standby output return.

The noise on the address lines A0 will be less than 100mV peak-to-peak. This noise measurement should be made at the power supply output connector.



#### I<sup>2</sup>C Bus Internal Implementation, Pull-ups and Bus Capacitances



#### I<sup>2</sup>C Bus - Recommended external pull-ups

Electrical and interface specifications of I<sup>2</sup>C signals (referenced to standby output return pin, unless otherwise indicated):

Parameter	Condition	Symbol	Min	Туре	Max	Unit
SDA, SCL Internal Pull-up Resistor		R <sub>int</sub>	-	10	-	Kohm
SDA, SCL internal bus capacitance		C <sub>int</sub>	-	100	-	рF
	1 PSU	R <sub>ext</sub>	-	-	-	Kohm
Recommended External Pull-up Resistor	2 PSU	R <sub>ext</sub>	-	-	-	Kohm



### **Logic Levels**

DS450DC-3 series power supply I<sup>2</sup>C communication bus will respond to logic levels as per below:

Logic High: 3.3V nominal (Spec is 2.1V to 5.5V) Logic Low: 500mV nominal (Spec is 800mV max)

### Timings



Donomotor	Question	Standard-Mode Specs				11	
	Symbol	Min	Max	Actual measured		UTIIL	
SCL clock frequency	f <sub>SCL</sub>	0	100	99	9.8	KHz	
Hold time (repeated) START condition	t <sub>hd;sta</sub>	4.0	-	13	3.8	uS	
LOW period of SCL clock	t <sub>LOW</sub>	4.7	-	25	5.8	uS	
HIGH period of SCL clock	t <sub>HIGH</sub>	4.0	50	8.1		uS	
Setup time for repeated START condition	t <sub>su;sta</sub>	4.7	-	14.3		uS	
Data hold time	t <sub>hd;dat</sub>	0	3.45	1.59		uS	
Data setup time	t <sub>su;dat</sub>	250	-	9763		nS	
Rise time	t <sub>r</sub>	-	1000	SCL = 845	SDA = 983	nS	
Fall time	t <sub>f</sub>	-	300	SCL = 95	SDA = 97	nS	
Setup time for STOP condition	t <sub>su;sto</sub>	4.0	-	10	).1	uS	
Bus free time between a STOP and START condition	t <sub>BUF</sub>	4.7	-	58	3.5	uS	

\*\*\* Note - Win-I<sup>2</sup>CNT adapter (Parallel port-to-I<sup>2</sup>C) and Win-I<sup>2</sup>CNT GUI software was used.



### **Device Addressing**

The DS450DC-3 series will respond to supported commands on the  $I^2C$  bus that are addressed according to A0 pin of output connector.

Address pins are held HIGH by default via pulled up to internal 3.3V supply with a 10K resistor. To set the address as "0", the corresponding address line should be pulled down to logic ground level. Below tables show the address of the power supply with A0 pin set to either "0" or "1":

DCLL Clot	Slot ID Bits	Dood Addroop		
F30 301	A0	Reau Address	EEPROM(FRO) Read Address	
1	0	0x7D	0xAD	
2	1	0x7F	0xAF	

Note - Default address when A0 is left open.



## Power Supply Status Register 0x7Eh

Power supply status monitoring can be done via the status register 0x7Eh or as I/O expander. Detailed explanation of functions is given below:

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DC PRFAIL	PS STATUS	P_Good	Vin_Good	OV 12V	UV 12V	Fan Fault	OC 12V
· DC_PRFAIL	<ul> <li>Power Drop Detection</li> <li>the bit is high except when the power supply turns the main outputs, not +3.3VSB, off due to a DC failure the supply is turned off due to PS_ON, PS_KILL, or a fault, then P7 remains high.</li> </ul>						
· PS_STATUS	- Power Supply Status - A logic low, when the power supply is off, either due to PS_ON,PS_KILL or a fault, the bit is high					high	
• P_Good	- Main Output (V <sub>O</sub> ) Status - This bit will be set when the power supply outputs have been disabled due to an over voltage event.				ge event.		
• Vin_Good	<ul> <li>DC Line Voltage Status</li> <li>This bit is an image of the DC_OK signal coming out the power supply to the system. A logic HIGH, if the input voltage is within allowable limits.</li> </ul>				c HIGH, if the		
• OV +12V	- Over Voltage Protection - This bit will be low set when the power supply outputs have been disabled due to an over voltage event.				oltage event.		
• UV +12V	- Under Voltage Protection - This bit will be set low when the power supply outputs have been disabled due to an under voltage eve			voltage event.			
• Fan Fault	- Fan Status - Any abnormalities on the fan will clear this bit. Normal fan operation, this is set to high.						
• OV +12V	- Over Current Protection - This bit will be set when the power supply outputs have been disabled due to an over current event.				nt event.		

Status Register Code					
Signal Name	Code (Binary)	Code (Hex)			
Normal / 12V ON	10111111	BF			
Normal / 12V OFF	11011111	DF			
OCP	11011110/11011010	DE / DA			
UVP	11001111	CF			
NO DC	11001111	CF			
DC PRFAIL	01011111/01001111	5F / 4F			



### I<sup>2</sup>C Clock Synchronization

The DS450DC-3 series power supply applies clock stretching. An addressed slave power supply holds the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The system master that is communicating with the power supply will attempt to raise the clock to transfer the next bit but must verify that the clock line was actually raised. If the power supply is clock stretching, the clock line will still be low (because the connections are open-drain).

The maximum time-out condition for clock stretching for DS450DC-3 series is 100 milliseconds.





### FRU (EEPROM) Data

The FRU (Field Replaceable Unit) data format is compliant with the Intel IPMI v1.0 specification. The DS450DC-3 uses 1 page of EEPROM for FRU purpose. The one page of EEPROM contains up to 256 byte-sized data locations.

Where:	OFFSET	-The OFFSET denotes the address in decimal format of a particular data byte within DS450DC-3 EEPROM.
	VALUE	-The VALUE details data written to a particular memory location of the EEPROM.
	DEFINITION	-The contents DEFINITION refers to the definition of a particular data byte.

OFF	SET	DEFINITION	SPEC_VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
		COMMON HEADER, 8 BYTES		
0	00	FORMAT VERSION NUMBER (Common Header)	1	01
		7:4 - Reserved, write as 0000b		
		3:0 - Format Version Number = 1h for this specification		
1	01	INTERNAL USE AREA OFFSET	24	18
2	02	CHASSIS INFO AREA OFFSET	1	01
3	03	BOARD INFO AREA OFFSET	0	00
4	04	PRODUCT INFO AREA OFFSET	5	05
5	05	MULTI RECORD AREA OFFSET	15	0F
6	06	PAD (reserved) Default value is 0.	0	00
7	07	ZERO CHECK SUM (256 - (Sum of bytes 0 to 6))	210	D2
	1	CHASSIS INFO AREA (32 BYTES)	1	
		This area will be filled by the Mfg. Diag. or by the OS if used		
8	08	FORMAT VERSION NUMBER	1	01
		7:4 - Reserved, write as 0000b		
		3:0 - Format Version Number = 1h for this specification		
9	09	CHASSIS INFO AREA LENGTH in multiple of 8 bytes	0	00
10	0A	CHASSIS TYPE (Default value is 0.)	0	00
11	0B	CHASSIS PART NUMBER Type/Length 10-byte allocation	0	00
		Type = "ASCII+LATIN1" = (11)b Length = 10 bytes = (001010)b		
12	0C	CHASSIS PART NUMBER BYTES (Default value is 0.)	0	00
13	0D		0	00
14	OE		0	00
15	01		0	00
16	10		0	00
1/	11		0	00
18	12		0	00
19	13		0	00
20	14		0	00
21	16	CHASSIS SEDIAL NUMBER Type/Length 15-byte allocation	0	00
22	17		0	00
23	10	CHASSIS SERIAL NUMBER BYTES, default value is 0.	0	00
24	10		0	00
26	1 Δ		0	00
20	1R		0	00
28	10		0	00
20	10		0	00
30	16		0	00
31	1 F		0	00
32	20		0	00



OFF	SET	DEFINITION	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
33	21	CHASSIS SERIAL NUMBER BYTES, default value is 0.	0	00
34	22		0	00
35	23		0	00
36	24		0	00
37	20	Fed Tee	0	00
30	20	ZEDO CHECK SIIM (100H ((Sum of byto 08b 26b) and EEH)	255	
39	27		235	FF
40	0.0		1	0.1
40	28	7:4 Recented write as 0000b	T	UI
		3:0 - Format Version Number = 1h for this specification		
41	29	PRODUCT INFO AREA I ENGTH (In multiples of 8 bytes)	10	0.0
42	20	Language Code (English)	25	19
42	20		107	10
43	20	7-6: $(11)b$ , 8-bit ASCII + Latin 1	197	0.5
		5-0: (000101)b, 5-byte allocation		
		MANUFACTURER'S NAME		
44	2C	"A" = 41h	65	41
45	2D	"S" = 53h	83	53
46	2E	"T" = 54h	84	54
4/	2F	"E" = 45h	69	45
48	30		67	43
49	31	7-6: (11)b 8-bit ASCII + Latin 1 5-0: (001110)b 14-byte allocation	206	CE
50	32	"D" = 44H	68	44
51	33	"S" = 53H	83	53
52	34	"4" = 34H	52	34
53	35	"5" = 35H	53	35
54	36	"0" = 30H	48	30
55	37	"D" = 44H "S" = 42H	68 67	44
57	30	"-" = 2DH	45	43 2D
58	3A	"3" = 33H	51	33
59	3B	"" = 20H	32	20
60	3C	"" = 20H	32	20
61	3D	"" = 20H	32	20
62	3E	= 20H	32	20
03	3F		32	20
64	40	7-6: (11)b, 8-bit ASCII + Latin 1, 5-0: (001010)b, 10-byte allocation	202	CA
65	41	POWER SUPPLY SPARE KIT NUMBER	00	00
66	42	Power Supply Spare Kit Number 192201-001	00	00
67	43	Not Applicable	00	00
68	44		00	00
70	45		00	00
70	47		00	00
72	48		00	00
73	49		00	00
74	4A		00	00
75	4B	PRODUCT VERSION NUMBER Type/Length (0C2h)	194	C2
		Type = "ASCII+LATIN1" = (11)b length = 2 bytes = (000010)b		



OFF	SET	DEFINITION	SPEC	VALUE
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
		Product Version Number/Auto Rev		
76	4C	"0" = 30H	48	30
77	4D	"1" = 41H, SHOULD TRACK MODULE REVISION indicated on IPS	49	41
78	4E	PRODUCT SERIAL NUMBER Type/Length	205	CD
		*PRODUCT SERIAL NUMBER IS BASED ON ASTEC SERIAL NUMBER		
		FORMAT P/N: 417-00201000		
		5-0: (001101)h 13-byte allocation		
		PRODUCT SERIAL NUMBER Model ID		
79	4F	"G"= 47H	71	47
80	50	"2" = 32H	50	32
81	51	"6" = 36H	54	36
82	52	"8" = 38H	56	38
83	53	MANUFACTURING YEAR AND WEEK CODE	PER	UNIT
84	54	REFER TO 417-00201000 FOR DETAILS	PER	UNIT
85	55	UNIQUE SERIAL NUMBER	PER	UNIT
86	56	REFER TO 417-00201000 FOR DETAILS	PER	UNIT
87	57		PER	UNIT
88	58		PER	UNIT
		MODEL REVISION		
89	59	"0" = 30H	48	30
90	5A	"1" = 41H	49	41
91	5B		80	50
92	5C	ASSEL IAG (0C8H)	200	C8
		5-0: (001000)b 8-byte allocation		
03	50		0	00
93	5E	NO ASSET TAG	0	00
95	5E		0	00
96	60		0	00
97	61		0	00
98	62		0	00
99	63		0	00
100	64		0	00
101	65	FRU FILE (OCFH)	207	CF
		7-6: (11), 8-bit ASOI + Latin 1, 5-0: (001111) h 15-byte allocation		
102	60	"D" - 14H	69	1.1
102	61	°S" = 53H	83	44 53
104	62	"4" = 34H	52	34
105	63	"5" = 35H	53	35
106	64	"0" = 30H	48	30
107	65	"D" = 44H	68	44
108	66	"C" = 43H	67	43
109	67	"-" = 2DH	45	2D
110	68	3 = 33H "" 5ELL	51	33
112	09 70	- = 0rn "R" = 52H	80	52 52
113	70	"F" = 45H	69	45
114	72	"V" = 56H	86	56
115	73	"0" = 30H	48	30
116	74	"1" = 41H	49	41
117	75	END OF FIELDS MARKER (0C1H)	193	C1
118	76	RESERVED	00	00



OFF	-SET	DEFINITION	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
119	77	ZERO CHECK SUM [100H-((SUM OF BYTES 28H-76H) AND FFH)]	PER L	JNIT
MULTI RECORD AREA, 72 BYTES POWER SUPPLY RECORD HEADER				
120	78	<b>RECORD TYPE</b> (0x00 = Power Supply Information)	00	00
121	79	7:7 - End of List, (0)b 6:4 - Reserved, write as (000)b 3:0 - Record Format Version (0010)b = 2H	02	02
122	7A	RECORD LENGTH (24 Bytes)	24	18
123	7B	RECORD CHECKSUM (Zero Checksum from 7DH-94H)	136	88
124	7C	HEADER CHECKSUM (Zero Checksum from 78H-7BH)	94	5E
		POWER SUPPLY RECORD		
125 126	7D 7E	Overall Capacity of the Power Supply 15-12: (0000)b, reserved 11-0: (001000100110)b, 450W = 01C2H Stored with LSB first then MSB	176 4	C2 01
127 128	7F 80	Peak VA 15-12: (0000)b, reserved 11-0: NO PEAK VA RATING Stored with LSB first then MSB	00 00	00 00
129	81	Inrush Current (Amps) 21.0A=15H	21	15
130	82	Inrush Interval (ms), 00ms=00H	00	00
131 132	83 84	Low End Input Voltage Range 1 (10mV) 36V = 3600(*10mV) = 0E10H Stored with LSB first then MSB	16 14	10 0E
133 134	85 86	High End Input Voltage Range 1 (10mV) 75V =7500(*10mV) = 1D4CH Stored with LSB first then MSB	76 29	4C 1D
135 136	87 88	Low End Input Voltage Range 2 (10mV) (Only one input range) Stored with LSB first then MSB	00 00	00 00
137 138	89 8A	High End Input Voltage Range 2 (10mV) (Only one input range) Stored with LSB first then MSB	00 00	00 00
139	8B	Low End Input Frequency Range, 00Hz = 00H	00	00
140	8C	High End Input Frequency Range, 00Hz = 00H	00	00
141	8D	D/C DROPOUT Tolerance (ms), 1ms = 01H	01	01
142	8E	Binary Flags         Bits 7-5: RESERVED         Bit 4: (1)b, Tachometer Pulses Per Rotation / Predictive Fail Polarity         [2 pulses per rotation = 1; 1 pulse per rotation = 0] or         [Signal Asserted (1) Indicates Failure = 0, Signal De-asserted (0)         Indicates Failure = 1]         Bit 3: (1)b, Hot Swap / Redundancy Support         Bit 2: (0)b, Auto Switch Support         Bit 1: (0)b, Power Factor Correction Support         Bit 0: (0)b, Predictive Fail Support	24	18
143 144	8F 90	Peak Wattage Capacity and Holdup Time Bits 15-12: Holdup Time in Seconds = 00H Bits 11-0: (00000000000)b, Peak Capacity in Watts = 00H	0 0	00 00
145 146 147	91 92 93	Combined Wattage, Not Applicable	0 0 0	00 00 00
148	94	Predictive Fail Tachometer Lower Threshold, not applicable.	0	00

OFF	SET	DEFINITION	SPEC	VALUE
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
		12V DC OUTPUT RECORD HEADER		
149	95	Record type ID (0x01 = DC Output)	01	01
150	96	End of List / Record Format Version Number 7:7 - End of List, (0)b 6:4 - Reserved, write as (000)b 3:0 - Record Format Version, (0010)b = 2H	02	02
151	97	RECORD LENGTH (13 Bytes)	13	0D
152	98	<b>RECORD CHECKSUM</b> (Zero Checksum from 9AH to A6H)	233	E9
153	99	HEADER CHECKSUM (Zero Checksum from 95H to 98H)	07	07
		12V OUTPUT RECORD		
154	9A	+12V Output Information Bit 7: Standby, (0)b Bits 6-4: Reserved, write as (000)b Bits 3-0: Output Number, (0001)b = 1H	1	01
155 156	9B 9C	Nominal Voltage 12.00V = 1200 (x10mV) = 04B0H Stored with LSB first then MSB	176 4	B0 04
157 158	9B 9C	Maximum Negative Voltage Deviation 11.64V = 1164 (x10mV) = 048CH Stored with LSB first then MSB	140 4	8C 04
159 160	9F A0	Maximum Positive Voltage Deviation 12.36V = 1236 (x10mV) = 04D4H Stored with LSB first then MSB	212 04	D4 04
161 162	A1 A2	Ripple and Noise pk-pk 10Hz-30MHz (mV) 120mV = 0078H Stored with LSB first then MSB	120 00	78 00
163 164	A3 A4	Minimum Current Draw (10mA) 0.00A = 0000 (x10mA) = 0000H Stored with LSB first then MSB	00 00	00 00
165 166	A5 A6	Maximum Current Draw (10mA) 37.00A = 3700 (x10mA) = E74H Stored with LSB first then MSB	116 014	74 0E
		3V3VSB OUTPUT RECORD HEADER		
167	Α7	<b>RECORD TYPE ID</b> (0x01 = DC Output)	01	01
168	A8	End of List / Record Format Version Number 7:7 - End of List, (0)b 6:4 - Reserved, write as (000)b 3:0 - Record Format Version, (0010)b = 2H	02	02
169	A9	Record Length (20 Bytes)	20	14
170	AA	Record CHECKSUM (Zero Checksum from ACH to BFH)	12	0C
171	AB	Header CHECKSUM (Zero Checksum from A7H to AAH)	221	DD
		3V3VSB DC OUTPUT RECORD		
172	AC	<b>3V3SB Output Information,</b> 002 = 02H 7:7 - Standby, (1)b 6:4 - Reserved, write as (000)b 3:0 - Output Number, (0010)b = 2H	130	82
173 174	AD AE	Nominal Voltage 3.30V = 330 (x10mV) = 014AH Stored with LSB first then MSB	74 1	4A 01
175 176	AF B0	Maximum Negative Voltage Deviation (10mV) 3.20V = 320 (x10mV) = 0140H Stored with LSB first then MSB	64 1	40 01



SET	DEFINITION	SPEC VALUE	
(HEX)	(REMARKS)	(DEC)	(HEX)
B1 B2	Maximum Positive Voltage Deviation 3.40V = 340 (x10mV) = 0154H Stored with LSB first then MSB	84 1	54 01
B3 B4	Ripple and Noise pk-pk 10Hz-30MHz(mV) 100mV = 0064H Stored with LSB first then MSB	100 0	64 00
B5 B6	Minimum Current Draw (10mA) 0.00A = 0000 (x10mA) = 0000H Stored with LSB first then MSB	0 0	00 00
87 B8	Maximum Current Draw (10mA) 3.00A = 300 (x10mA) = 012CH Stored with LSB first then MSB	44 1	2C 01
В9	Reserved	0	00
BA	Reserved	0	00
BB	Reserved	0	00
BC	Reserved	0	00
BD	Reserved	0	00
BE	Reserved	0	00
BF		0	00
0	7:4 - Reserved, write as 0000b 3:0 - Format Version Number = 1H for this specification	Ţ	UI
C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA D5 D6 D7 D8 D9 DA D5 D6 D7 E E C1 E E E E E E E E E E E E E E E E			
	SET         (HEX)         B1         B2         B3         B4         B5         B6         87         B8         B9         BA         BB         BC         BD         BE         BF         C0         C1         C2         C3         C4         C5         C6         C7         C8         C9         CA         CB         CC         C1         C2         C3         C4         C5         C6         C7         C8         C9         CA         C8         C9         C4         D5         D6         D7         D8         D9         DA         DF         E0         E1         E2	SET         DEFINITION           (HEX)         (REMARKS)           B1         Maximum Positive Voltage Deviation           B2         3.40V = 340 (x10mV) = 0154H           Stored with LSB first then MSB         B3           Ripple and Noise pk-pk 10HZ-30MHz(mV)           B4         100mV = 0064H           Stored with LSB first then MSB           B5         Minimum Current Draw (10mA)           B6         0.000 (x10mA) = 0000H           Stored with LSB first then MSB           B7         Maximum Current Draw (10mA)           B8         3.000A = 300 (x10mA) = 012CH           Stored with LSB first then MSB           B9         Reserved           BA         Reserved           BA         Reserved           BB         Reserved           BC         Reserved           BE         Reserved           BF         Reserved           C0         FORMAT VERSION NUMBER (Internal Use Area)           7:4 - Reserved         3:0 - Format Version Number = 1H for this specification           C1         C2           C3         C4           C5         C6           C6         C7           C7         C8 <td>SET         DEFINITION         SPEC           (HEX)         (REMARKS)         (DEC)           B1         Maximum Positive Voltage Deviation 3:40V = 340 (x10mV) = 0154H         1           B2         Stored with LSB first then MSB         1           B3         Ripple and Noise pic-pk 10Hz-30MHz(mV) 100mV = 0064H         0           B6         0.00A = 0000 (x10mA) = 0000H         0           B7         Maximum Current Draw (10mA) 0.00A = 300 (x10mA) = 012CH         44           B8         3.00A = 300 (x10mA) = 0.12CH         1           Stored with LSB first then MSB         0         0           B9         Reserved         0         0           B8         3.00A = 300 (x10mA) = 0.12CH         1         1           Stored with LSB first then MSB         0         0         0           B9         Reserved         0         0         0           B8         Roserved         0         0         0           B0         Reserved         0         0         0           B0         Reserved         0         0         0           C0         Format Version Number = 1H for this specification         0         0           C1         C2         0&lt;</td>	SET         DEFINITION         SPEC           (HEX)         (REMARKS)         (DEC)           B1         Maximum Positive Voltage Deviation 3:40V = 340 (x10mV) = 0154H         1           B2         Stored with LSB first then MSB         1           B3         Ripple and Noise pic-pk 10Hz-30MHz(mV) 100mV = 0064H         0           B6         0.00A = 0000 (x10mA) = 0000H         0           B7         Maximum Current Draw (10mA) 0.00A = 300 (x10mA) = 012CH         44           B8         3.00A = 300 (x10mA) = 0.12CH         1           Stored with LSB first then MSB         0         0           B9         Reserved         0         0           B8         3.00A = 300 (x10mA) = 0.12CH         1         1           Stored with LSB first then MSB         0         0         0           B9         Reserved         0         0         0           B8         Roserved         0         0         0           B0         Reserved         0         0         0           B0         Reserved         0         0         0           C0         Format Version Number = 1H for this specification         0         0           C1         C2         0<

## **DS450DC Series**

# COMMUNICATION BUS DESCRIPTIONS

OFF	SET	DEFINITION	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
227	E3		0	00
228	E4		0	00
229	E5		0	00
230	E6		0	00
231	E7		0	00
232	E8		0	00
233	E9		0	00
234	EA		0	00
235	EB		0	00
236	EC		0	00
237	ED		0	00
238	EE		0	00
239	EF		0	00
240	F0		0	00
241	F1		0	00
242	F2		0	00
243	F3		0	00
244	F4		0	00
245	F5		0	00
246	F6		0	00
247	F7		0	00
248	F8		0	00
249	F9		0	00
250	FA		0	00
251	FB		0	00
252	FC		0	00
253	FD		0	00
254	FE		0	00
255	FF	Zero Check Sum (Chassis Info) [100H-((Sum of bytes C0H-FEH) AND FFH)]	255	FF



### FRU (EEPROM) Data

The FRU (Field Replaceable Unit) data format is compliant with the Intel IPMI v1.0 specification. The DS450DC-3-401 uses 1 page of EEPROM for FRU purpose. The one page of EEPROM contains up to 256 byte-sized data locations.

Where:	OFFSET	-The OFFSET denotes the address in decimal format of a particular data byte within DS450DC-3-401 EEPROM.
	VALUE	-The VALUE details data written to a particular memory location of the EEPROM.
	DEFINITION	-The contents DEFINITION refers to the definition of a particular data byte.

OFF	SET	DEFINITION	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
		COMMON HEADER, 8 BYTES		
0	00	FORMAT VERSION NUMBER (Common Header)	0	00
		7:4 - Reserved, write as 0000b		
		3:0 - Format Version Number = 1h for this specification		
1	01	INTERNAL USE AREA OFFSET (In multiples of 8 bytes)	1	01
2	02	CHASSIS INFO AREA OFFSET (In multiples of 8 bytes)	2	02
3	03	BOARD INFO AREA OFFSET (In multiples of 8 bytes)	3	03
4	04	PRODUCT INFO AREA OFFSET (In multiples of 8 bytes)	4	04
5	05	MULTI RECORD AREA OFFSET (In multiples of 8 bytes)	5	05
6	06	PAD write as 00h	6	06
7	07	ZERO CHECK SUM [100H-((Sum of bytes 00H-06H) AND FFH)]	7	07
		CHASSIS INFO AREA (32 BYTES)		
8	08	FORMAT VERSION NUMBER	1	01
0		7:4 - Reserved, write as 0000b	±	01
		3:0 - Format Version Number = 1h for this specification		
9	09	CHASSIS INFO AREA LENGTH (In multiple of 8 bytes)	4	04
10	0A	CHASSIS TYPE	0	00
11	0B	CHASSIS PART NUMBER Type/Length 10-byte allocation	202	CA
		Type = "ASCII+LATIN1" = (11)b Length = 10 bytes = (001010)b		
12	0C	CHASSIS PART NUMBER BYTES (Default value is 0.)	0	00
13	0D		0	00
14	0E		0	00
15	0F 10		0	00
17	11		0	00
18	12		0	00
10	12		0	00
20	14		0	00
21	15		0	00
22	16	CHASSIS SERIAL NUMBER Type/Length 15-byte allocation	207	CF
		CHASSIS SERIAL NUMBER BYTES		
23	17	"D" = 44H	0	00
24	18	"S" = 53H	0	00
25	19	"4" = 34H	0	00
26	1A	"5" = 35H	0	00
27	1B	"0" = 30H	0	00
28	1C	"-" = 2DH	0	00
29	1D	"3" = 33H	0	00
30	1E	"-" = 2DH	0	00
31	1F	"4"= 34H	0	00
32	20	"-" = 2DH	0	00



OFF	SET	DEFINITION	SPEC_VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
33	21	"4" = 34H	52	34
34	22	"0" = 30H	48	30
35	23	"1" = 31H "P" = 50U	49	31
30	24	R = 52H "1" = 31H	82 49	52 31
38	26	End Tag	193	C1
39	27	ZERO CHECK SUM (100H-((Sum of byte 08h-26h) and FFH)	69	45
		PRODUCT INFORMATION AREA, 80 BYTES		-
40	28	FORMAT VERSION NUMBER (Product Info Area)	1	01
		7:4 - Reserved, write as 0000b	_	
		3:0 - Format Version Number = 1h for this specification		
41	29	PRODUCT INFO AREA LENGTH (In multiples of 8 bytes)	10	0A
42	2A	Language Code (English = 19H)	25	19
43	2B	MANUFACTURER NAME TYPE/LENGTH (0C5H)	197	C5
		7-6: (11)b, 8-bit ASCII + Latin 1,		
		5-0: (000101)b, 5-byte allocation		
	00		05	41
44	20	$A^{*} = 410$ "S" = 53b	60	41
46	20 2F	"T" = 54h	84	54
47	2F	"E" = 45h	69	45
48	30	"C" = 43h	67	43
49	31	PRODUCT NAME Type/Length (0CEH)	202	CA
		7-6: (11)b, 8-bit ASCII + Latin 1, 5-0: (001110)b, 14-byte allocation		
		PRODUCT NAME		
50	32	"D" = 44H	68	44
51	33	$^{\circ}S^{\circ} = 53H$	83	53
53	35	4 = 34⊓ "5" – 25H	53	35
54	36	"0" = 30H	48	30
55	37	"D" = 44H	68	44
56	38	"C" = 43H	67	43
57	39	"-" = 2DH	45	2D
58	ЗA	"3" = 33H	51	33
59	3B	" " = 20H	32	20
60	3C	<b>PRODUCT PART/MODEL NUMBER</b> Type/Length (0CAH) 7-6: (11)b, 8-bit ASCII + Latin 1, 5-0: (001010)b, 10-byte allocation	206	CE
		POWER SUPPLY CUSTOMER NUMBER		
61	3D	"B" = 42H	66	42
62	3E	"G" = 47H	71	47
63	3F	"R" = 52H	82	52
64	40	"0" = 30H	48	30
60	41	0 = 30H "?" = 32H	48	30
67	42	"0" = 30H	48	30
68	44	"3" = 33H	51	33
69	45	"" = 20H	32	20
70	46	"R" = 52H	82	52
71	47	"A" = 41H	65	41
72	48	"0" = 30H	48	30
73	49	"0" = 30H	48	30
74	4A	" " = 20H	32	20
75	4B	PRODUCT VERSION NUMBER Type/Length (0C2h)	194	C2
		Type = ASCII+LATINT = (II)b length = 2 bytes = (UUUUIU)b		



OFF	SET	DEFINITION	SPEC '	VALUE
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
		Product Version Number/Auto Rev		
76	4C	"0" = 30H	48	30
//	4D	I = 41H, SHOULD TRACK MODULE REVISION indicated on IPS	49	41
/8	4E	*PRODUCT SERIAL NUMBER IS BASED ON ASTEC SERIAL NUMBER	205	CD
		FORMAT P/N: 417-00201000		
		7-6: (11)b, 8-bit ASCII + Latin1,		
		5-0: (001101)b, 13-byte allocation		
		PRODUCT SERIAL NUMBER Model ID		
79	4F	"I" = 49H	73	49
80	50	"6" = 36H "1" _ 214	54	36
82	52	"5" = 35H	49 53	35
83	53	MANUFACTURING YEAR AND WEEK CODE	PFR	
84	54	REFER TO 417-00201000 FOR DETAILS	PER	UNIT
85	55	UNIQUE SERIAL NUMBER	PER	UNIT
86	56	REFER TO 417-00201000 FOR DETAILS	PER	UNIT
8/	5/		PER	
00	00	MODEL REVISION	PER	UNIT
89	59	"0" = 30H	48	30
90	5A	"1" = 31H *SHOULD TRACK MODEL REVISION indicated on IPS	49	41
91	5B	PRODUCT SERIAL NUMBER: MANUFACTURING LOCATION	80	50
		"P" = 50H (P for Laguna, Philippines)		
92	5C	ASSET TAG (0C8H)	200	C8
		7-6: (11)b, 8-bit ASCII + Latin 1,		
	50	5-0: (001000)b, 8-byte allocation		
93	5D 5E	NO ASSETTAG	0	00
95	5E		0	00
96	60		0	00
97	61		0	00
98	62		0	00
99	63		0	00
100	04		0	00
TOT	60	7-6: $(11)b$ 8-bit ASCII + Latin 1	207	CF
		5-0: (001111)b, 15-byte allocation		
102	60	"D" = 44H	68	44
103	61	"S" = 53H	83	53
104	62	"4" = 34H "E" 2511	52	34
105	64	0 = 30n "0" - 30H	53	35 30
107	65	"D" = 44H	68	44
108	66	"C" = 43H	67	43
109	67	"-" = 2DH	45	2D
110	68	"3" = 33H	51	33
111	69	"-" = 5FH "D" = 50H	95	5F
112	70	к = 52п "F" – 45н	82 60	52
114	72	"V" = 56H	86	56
115	73	"O" = 30H	48	30
116	74	"1" = 41H	49	41
117	75	END OF FIELDS MARKER (0C1H)	193	C1
118	76	RESERVED	00	00



OFF	SET	DEFINITION	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
119	77	ZERO CHECK SUM [100H-((SUM OF BYTES 28H-76H) AND FFH)]	PER L	JNIT
		MULTI RECORD AREA, 72 BYTES POWER SUPPLY RECORD HEADER		
120	78	<b>RECORD TYPE</b> (0x00 = Power Supply Information)	00	00
121	79	7:7 - End of List, (0)b 6:4 - Reserved, write as (000)b 3:0 - Record Format Version (0010)b = 2H	02	02
122	7A	RECORD LENGTH (24 Bytes)	24	18
123	7B	RECORD CHECKSUM (Zero Checksum from 7DH-94H)	136	88
124	7C	HEADER CHECKSUM (Zero Checksum from 78H-7BH)	94	5E
		POWER SUPPLY RECORD		
125 126	7D 7E	Overall Capacity of the Power Supply 15-12: (0000)b, reserved 11-0: (001000100110)b, 450W = 01C2H Stored with LSB first then MSB	194 1	C2 01
127 128	7F 80	Peak VA 15-12: (0000)b, reserved 11-0: NO PEAK VA RATING Stored with LSB first then MSB	00 00	00 00
129	81	Inrush Current (Amps) 21.0A=15H	21	15
130	82	Inrush Interval (ms), 00ms=00H	00	00
131 132	83 84	Low End Input Voltage Range 1 (10mV) 36V = 3600(*10mV) = 0E10H Stored with LSB first then MSB	16 14	10 0E
133 134	85 86	High End Input Voltage Range 1 (10mV) 75V = 7500(*10mV) = 1D4CH Stored with LSB first then MSB	76 29	4C 1D
135 136	87 88	Low End Input Voltage Range 2 (10mV) (Only one input range) Stored with LSB first then MSB	00 00	00 00
137 138	89 8A	High End Input Voltage Range 2 (10mV) (Only one input range) Stored with LSB first then MSB	00 00	00 00
139	8B	Low End Input Frequency Range, 00Hz = 00H	00	00
140	8C	High End Input Frequency Range, 00Hz = 00H	00	00
141	8D	D/C DROPOUT Tolerance (ms), 1ms = 01H	01	01
142	8E	Binary Flags Bits 7-5: RESERVED Bit 4: (1)b, Tachometer Pulses Per Rotation / Predictive Fail Polarity [2 pulses per rotation = 1; 1 pulse per rotation = 0] or [Signal Asserted (1) Indicates Failure = 0, Signal De-asserted (0) Indicates Failure = 1] Bit 3: (1)b, Hot Swap / Redundancy Support Bit 2: (0)b, Auto Switch Support Bit 1: (0)b, Power Factor Correction Support Bit 0: (0)b, Predictive Fail Support	24	18
143 144	8F 90	Peak Wattage Capacity and Holdup Time Bits 15-12: Holdup Time in Seconds = 00H Bits 11-0: (00000000000)b, Peak Capacity in Watts = 00H	0 0	00 00
145 146 147	91 92 93	Combined Wattage, Not Applicable	0 0 0	00 00 00
148	94	Predictive Fail Tachometer Lower Threshold, not applicable.	0	00

OFF	-SET	DEFINITION	SPEC V	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)	
		12V DC OUTPUT RECORD HEADER			
149	95	Record type ID (0x01 = DC Output)	01	01	
150	96	End of List / Record Format Version Number 7:7 - End of List, (0)b 6:4 - Reserved, write as (000)b 3:0 - Record Format Version, (0010)b = 2H	02	02	
151	97	RECORD LENGTH (13 Bytes)	13	0D	
152	98	<b>RECORD CHECKSUM</b> (Zero Checksum from 9AH to A6H)	233	E9	
153	99	HEADER CHECKSUM (Zero Checksum from 95H to 98H)	07	07	
		12V OUTPUT RECORD			
154	9A	+12V Output Information Bit 7: Standby, (0)b Bits 6-4: Reserved, write as (000)b Bits 3-0: Output Number, (0001)b = 1H	1	01	
155 156	9B 9C	Nominal Voltage 12.00V = 1200 (x10mV) = 04B0H Stored with LSB first then MSB	176 4	B0 04	
157 158	9B 9C	Maximum Negative Voltage Deviation 11.64V = 1164 (x10mV) = 048CH Stored with LSB first then MSB	140 4	8C 04	
159 160	9F A0	Maximum Positive Voltage Deviation 12.36V = 1236 (x10mV) = 04D4H Stored with LSB first then MSB	212 04	D4 04	
161 162	A1 A2	Ripple and Noise pk-pk 10Hz-30MHz (mV) 120mV = 0078H Stored with LSB first then MSB	120 00	78 00	
163 164	A3 A4	Minimum Current Draw (10mA) 0.00A = 0000 (x10mA) = 0000H Stored with LSB first then MSB	00 00	00 00	
165 166	A5 A6	Maximum Current Draw (10mA) 37.00A = 3700 (x10mA) = E74H Stored with LSB first then MSB	116 014	74 0E	
	_	3V3VSB OUTPUT RECORD HEADER			
167	A7	<b>RECORD TYPE ID</b> (0x01 = DC Output)	01	01	
168	A8	End of List / Record Format Version Number 7:7 - End of List, (0)b 6:4 - Reserved, write as (000)b 3:0 - Record Format Version, (0010)b = 2H	02	02	
169	A9	Record Length (20 Bytes)	20	14	
170	AA	Record CHECKSUM (Zero Checksum from ACH to BFH)	12	0C	
171	AB	Header CHECKSUM (Zero Checksum from A7H to AAH)	221	DD	
		3V3VSB DC OUTPUT RECORD			
172	AC	<b>3V3SB Output Information,</b> 002 = 02H 7:7 - Standby, (1)b 6:4 - Reserved, write as (000)b 3:0 - Output Number, (0010)b = 2H	130	82	
173 174	AD AE	Nominal Voltage 3.30V = 330 (x10mV) = 014AH Stored with LSB first then MSB	74 1	4A 01	
175 176	AF B0	Maximum Negative Voltage Deviation (10mV) 3.20V = 320 (x10mV) = 0140H Stored with LSB first then MSB	64 1	40 01	



OFFSET		DEFINITION	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
177 178	B1 B2	Maximum Positive Voltage Deviation 3.40V = 340 (x10mV) = 0154H Stored with LSB first then MSB	84 1	54 01
179 180	B3 B4	Ripple and Noise pk-pk 10Hz-30MHz(mV) 100mV = 0064H Stored with LSB first then MSB	100 0	64 00
181 182	B5 B6	Minimum Current Draw (10mA) 0.00A = 0000 (x10mA) = 0000H Stored with LSB first then MSB	0	00 00
183 184	87 B8	Maximum Current Draw (10mA) 3.00A = 300 (x10mA) = 012CH Stored with LSB first then MSB	44 1	2C 01
185	В9	Reserved	0	00
186	BA	Reserved	0	00
187	BB	Reserved	0	00
188	BC	Reserved	0	00
189	BD	Reserved	0	00
190	BE	Reserved	0	00
191	BF	Reserved	0	00
192	C0	<b>FORMAT VERSION NUMBER</b> (Internal Use Area) 7:4 - Reserved, write as 0000b 3:0 - Format Version Number = 1H for this specification	1	01
193	C1		0	00
194	C2		0	00
195	C4		0	00
197	C5		0	00
198	C6		0	00
199	C/		0	00
200	C9		0	00
202	CA		0	00
203	СВ		0	00
204	CC		0	00
205	CE		0	00
200	CF		0	00
208	DO		0	00
209	D1		0	00
210	D2 D3		0	00
212	D4		0	00
213	D5		0	00
214	D6		0	00
215	D7 D8		0	00
217	D9		0	00
218	DA		0	00
219	DB		0	00
220			0	00
222	DE		Ő	00
223	DF		0	00
224	E0		0	00
226	E2		0	00

## **DS450DC Series**

# COMMUNICATION BUS DESCRIPTIONS

OFFSET		DEFINITION	SPEC VALUE	
(DEC)	(HEX)	(REMARKS)	(DEC)	(HEX)
227	E3		0	00
228	E4		0	00
229	E5		0	00
230	E6		0	00
231	E7		0	00
232	E8		0	00
233	E9		0	00
234	EA		0	00
235	EB		0	00
236	EC		0	00
237	ED		0	00
238	EE		0	00
239	EF		0	00
240	FO		0	00
241	F1		0	00
242	F2		0	00
243	F3		0	00
244	F4		0	00
245	F5		0	00
246	F6		0	00
247	F7		0	00
248	F8		0	00
249	F9		0	00
250	FA		0	00
251	FB		0	00
252	FC		0	00
253	FD		0	00
254	FE		0	00
255	FF	Zero Check Sum (Chassis Info) [100H-((Sum of bytes C0H-FEH) AND FFH)]	255	FF



## PMBus<sup>™</sup> SPECIFICATIONS

The DS450DC-3 is compliant with the industry standard  $I^2C$  protocol for monitoring and control of the power supply via the  $I^2C$  interface port.

### DS450DC-3 Series I<sup>2</sup>C General Instructions

#### **Equipment Setup**

The following is typical I<sup>2</sup>C communication setup:





## **APPLICATION NOTES**

### **Current Sharing**

The DS450DC-3 series' main output V1 is equipped with current sharing capability. This will allow up to 4 power supplies to be connected in parallel for higher power application. Current share accuracy is typically 10% of full load. When supplying light loads between 10% and 20% of its rated load, the power supplies will share within 20% accuracy. (Below 10% load, there is no guarantee of output current sharing). If any power supply is hot swapped, no glitch will occur that violates the regulation limits of the power supply defined in this specification.

Compute current share voltage using formula below:

I Share bus voltage = (output current \* 8.0V)/12V full load current.

Current share voltages computed by using above formula may not be accurate below 20-25% load due to non-linearity at lighter loads.



## **APPLICATION NOTES**

## Redundancy / Fault Tolerance

The DS450DC-3 series power supplies can be connected in the following to provide redundancy/fault tolerance operation:



This will allow up to N\* power supplies to be connected in an N+1 redundant load. Any failure of one power supply in parallel as well as hot swapping shall not cause more than a 5% (which ever is greater) change in any output. Current share accuracy is typically 10% of full load. The failure of one or more supplies will not cause the remaining supplies to violate any of the input or output specifications noted in this specification including all status signals.



# **APPLICATION NOTES**

### **Output Ripple and Noise Measurement**

The setup outlined in the diagram below has been used for output voltage ripple and noise measurements on the DS450DC-3 series. When measuring output ripple and noise, a scope jack in parallel with a 0.1µF ceramic chip capacitor, and a 10µF tantalum capacitor will be used. Oscilloscope can be set to 20MHz bandwidth for this measurement.





## **DS450DC Series**

# **RECORD OF REVISION AND CHANGES**

Issue	Date	Description	Originators
1.2	09.26.2019	First issue	F. Hao
1.3	03.02.2021	Update cover and back cover	C. Liu
1.4	05.09.2022	Add UKCA Mark	C. Liu





#### ABOUT ADVANCED ENERGY

Advanced Energy (AE) has devoted more than three decades to perfecting power for its global customers. AE designs and manufactures highly engineered, precision power conversion, measurement and control solutions for mission-critical applications and processes.

Our products enable customer innovation in complex applications for a wide range of industries including semiconductor equipment, industrial, manufacturing, telecommunications, data center computing, and medical. With deep applications know-how and responsive service and support across the globe, we build collaborative partnerships to meet rapid technological developments, propel growth for our customers, and innovate the future of power.

#### PRECISION | POWER | PERFORMANCE

For international contact information, visit advancedenergy.com.

Advanced Energy

powersales@aei.com (Sales Support) productsupport.ep@aei.com (Technical Support) +1 888 412 7832 Specifications are subject to change without notice. Not responsible for errors or omissions. ©2022 Advanced Energy Industries, Inc. All rights reserved. Advanced Energy®, and AE® are U.S. trademarks of Advanced Energy Industries, Inc.